FPGA Verification Engineer

Altimeter Solutions
    Published
    November 4, 2019
    Location
    Melbourne, FL
    Category
    Job Type

    Description

    Responsibilities:

    • Create UVM chip level verification environments for multiple FPGAs
    • Develop reusable agents, top level testbench modules and environments
    • Develop scoreboards and predictors based upon DUT requirements
    • Define and implement functional coverage model based upon DUT requirements
    • Verification of control and data plane functionality
    • Verify existing interface protocol modules retargeted to different FPGA vendor/architectures.
    • Role might additionally require some limited module level design work in VHDL
    • Document and execute test plan, and debug module- and chip-level tests
    • Develop and run regression tests

    Minimum Qualifications:

    • Expertise in UVM and SystemVerilog required
    • FPGA/ASIC verification experience.
    • Self-motivated, strong communications skills, schedule-conscious, and team-oriented
    • Bachelors, BSEE or MSEE preferred

     

    Apply
    Drop files here browse files ... Dropbox ...

    Related Jobs

    Finite Element Structural Analyst   Melbourne, FL new
    December 11, 2019
    SOC Manager   Melbourne, FL new
    December 4, 2019
    Lead SOC Engineer   Melbourne, FL new
    December 4, 2019
    SOC Engineer   Melbourne, FL new
    December 4, 2019
    FPGA Design Engineer   Melbourne, FL
    November 4, 2019
    This entry was posted in . Bookmark the permalink.
    Are you sure you want to delete this file?
    /