FPGA Design Engineer

Altimeter Solutions
    November 4, 2019
    Melbourne, FL
    Job Type



    • Generate FPGA level derived requirements from module level flow down.
    • Perform preliminary design at the functional block and FPGA level.
    • Code and simulate at the functional block and FPGA level using VHDL.
    • Generate FPGA IP using the Xilinx Vivado tool suite.

    Minimum Qualifications:

    • Bachelors, or BSEE (or equivalent) with applicable FPGA design experience with VHDL
    • Thorough understanding of FPGA design processes including requirements generation, preliminary design, detailed design including code & simulation peer reviews, place & route, timing closure, test plan generation, and integration and test.
    • Understanding of architectural elements within Xilinx 7 series, Ultrascale or Ultrascale+ family FPGAs.
    • Understanding of how VHDL code translates into logic primitives within a Xilinx FPGA.
    • Able to work with a team of designers to generate FPGA solutions.
    • Able to simulate FPGA designs to verify functional performance and code coverage.
    • Experience with Cadence Incisive simulator preferred.
    • Understanding of static timing analysis and the process by which timing closure is achieved.
    Drop files here browse files ... Dropbox ...

    Related Jobs

    Finite Element Structural Analyst   Melbourne, FL new
    December 11, 2019
    SOC Manager   Melbourne, FL new
    December 4, 2019
    Lead SOC Engineer   Melbourne, FL new
    December 4, 2019
    SOC Engineer   Melbourne, FL new
    December 4, 2019
    FPGA Verification Engineer   Melbourne, FL
    November 4, 2019
    This entry was posted in . Bookmark the permalink.
    Are you sure you want to delete this file?